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Abstract 
 
In this paper, we have introduced the notion of UselessGate and ReverseOperation. We have also 
given an algorithm to implement a sorting network for reversible logic synthesis based on swapping 
bit strings. The network is constructed in terms of n*n Toffoli Gates read from left to right and it has 
shown that there will be no more gates than the number of swappings the algorithm requires. The gate 
complexity of the network is Ο(n2). The number of gates in the network can be further reduced by 
template reduction technique and removing UselessGate from the network. 
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Keywords: Reversible Logic, Generalized Toffoli Gate, Hamming Distance, UselessGate, ReverseOperation 
& Template Reduction method. 
 
 
1. Introduction 
 
Power dissipation is a very important factor in VLSI design. The main benefit of reversible logic is 
theoretically zero power dissipation. A reversible circuit maps each input vector into a unique output 
vector. Landaur’s principle [1] proved that logic computations that are not reversible necessarily 
dissipate heat irrespective of their implementation technologies. According to [2] zero energy 
dissipation would be possible only if the network consists of reversible gates. Thus reversibility will 
become an essential property in future circuit design. 
 
Synthesis of reversible logic circuits differs significantly from the synthesis of combinational logic 
circuits. Because in a reversible circuit the number of inputs must be equal to the number of outputs, 
every output can be used only once (i.e., no fan-out is permitted), and must be acyclic.  
 
Although there exist many reversible gates in the literature good synthesis methods have not yet 
emerged.  Miller et al have proposed transformation based algorithm with template reduction method 
in [5][6] and spectral techniques in  [7] to find near optimal circuits. Mischenko and Perkowski in [8] 
have suggested a regular structure of reversible wave cascades and show that such a structure requires 
no more than the product terms in an ESOP realization of the function. A regular symmetric structure 
has been proposed by Perkowski et al. [9] to realize symmetric functions. Sorting Network for 
reversible logic synthesis has been described in [10]. The idea here is used based on swapping bit 
strings. In fact one would expect that a better method could be found. 
 
In this paper, we have presented a convergent synthesis algorithm BSSSN and a variant of its 
Var_BSSSN based on swapping bit strings. The algorithm constructs a network of n*n Toffoli Gates 
read from left to right both for input and output translation. We have also given proofs why our 
algorithm will converge and introduced the notion of UselessGate and ReverseOperation that were not 
discussed previously. The paper is organized as follows: Section 2 provides some definition and 
basics necessary to understand our algorithm, Section 3 describes our algorithm, Section 4 explains 
how the network can be refined to reduce its circuit width, Section 5 will conclude the paper and 
references are cited in Section 6. 
 
 
 
2. Background 
 
An n-input n-output totally specified Boolean function ƒ(X), X = {x1, x2,…, xn} is reversible iff it 
maps each input assignment to a unique output assignment. 
 
A reversible function can be written as a standard truth table as in Table 1 and can also be viewed as a 
bijective mapping of the set of integers 0,1,…, 2n-1. Hence a reversible function can be defined as an 
ordered set of integers corresponding to the right side of the table, e.g. {1,0,3,2,5,7,4,6} for the 
function in Table 1. We can thus interpret the function over the integers as ƒ(0) = 1, ƒ(1) = 0, ƒ(2) = 3, 
etc. 
 
An n-input n-output gate is reversible if it realizes a reversible function. Many reversible gates have 
been proposed in the literature. One of the first gates was the CNOT gate [3], which capable of 
producing the “exclusive or” of two input bits as the second output and the first output is equal to the 
first input. 
 
 
Table 1. 3*3 Reversible logic function 
 
A generalization of CNOT is a 3-input 3-output Toffoli gate [4]. The Toffoli gate negates the third bit 
iff the first two bits are 1. Figure 1 shows both gates as they are commonly drawn. 
 
 
Fig 1.   CNOT           Fig 2. Generalized 
& Toffoli Gate                      Toffoli Gate 
 
A generalized n*n Toffoli gate changes one bit, called the target, if some of the k bits are 1 which is 
shown in Figure 2. The changing bit, also called target, may also be in any position. The gate will be 
defined as follows T(xi1, xi2, …,xik : xn) where xn is the target and xi1, xi2, …,xik  are the control bits. 
 
Garbage is the number of outputs added to make an n-input k-output function ((n, k) function) 
reversible. 
 
Given two bit strings, P and Q, the Hamming distance between them, denoted by δ(P, Q) is the 
number of positions for which P and Q differ. 
 
Example 1. Consider the bit strings (1,0,1) and (0,1,1). The Hamming distance between these two bit 
strings is 2 since the number of positions for which these two bit strings differ is 2. 
 
Given the function ƒ(X), the complexity C(ƒ) is defined as the sum of the individual Hamming 
distances over the 2n input-output patterns. For example, the value of C(ƒ) for the function in Table 1 
is 8. 
 
Lemma 1. The upper and lower bound on the Hamming distance δ, between any two bit strings P and Q, in any 
reversible specification is n and 1, where n is the number of input lines. That is, 
 
1 ≤ δ(P, Q) ≤ n. 
 
Proof: Let P be (a1,a2,…,an) and Q be (b1,b2,…,bn). Since in a reversible specification no two bit strings are 
identical, they must differ in at least one position. Let m be the index at which am≠bm. That is, am =bm′, and bm is 
either 0 or 1. Bit strings P and Q may differ at most every position, i.e., ai≠bi, where 1 ≤ i ≤ n. Thus we can 
conclude that 1 ≤ δ(P, Q) ≤ n.  
 
Lemma 2. Two bit strings P and Q can be swapped without affecting others iff the Hamming distance between 
them is 1. 
 
Proof: In any reversible specification bit string P and Q will be unique. Let P be (p1, p2, …, pn) and Q be (q1, q2, 
…, qn). Also let m be the index for which pm ≠ qm. That is, pi = qi, where 1≤ i ≤n and i ≠ m. Since no bit string 
except P & Q will contain (p1, p2, …, pm-1, x, pm+1,… pn) where x may be either ‘0’ or ‘1’.If we use (p1, p2, …, 
pm-1, pm+1,… pn) as the control bits to drive the Toffoli gate, only P & Q will be affected.  
 
Example 2. In Figure 3, bit strings (1,1,1) and (1,1,0) have been swapped using T( b, c: a). Since the 
Hamming distance between them is one, this swapping can be carried out without affecting others. 
 
 
Fig 3. Swapping bit strings 
 
UselessGate: A pair of gates in a network is considered to be useless if it has no effect in the circuit, 
i.e., when it is identified and removed from the network it will have no effect in the final output 
produced by the circuit. 
 
Example 3. T( c , b : a )  is an example of  a useless gate in the gate sequence T( c , b : a )  T( c : a )  
T( c , b : a ) and the gate sequence can be replaced by T ( c : a ) without any change or modification in 
the circuit. The final output produced by the new circuit will be the same as the previous one. 
 
 
Fig 4: Example of UselessGate 
 
To identify and then to remove a UselessGate, we take into account the following property which 
follows directly from the definition of n*n Toffoli gates. 
 
PROPERTY 2.1:  A gate T( x1 , x2, …, xk-1 :  xk ) can be removed from the sequence T(x1 ,x2 ,… ,xk-1 : xk ) T( a1, 
a2,…, al-1: al ) T(b1 ,b2 ,…, bm-1 : bm) …T(c1 , c2 , … , cn-1 : cn) T(x1 , x2 ,…, xk-1 : xk) iff xk ∉ {a1, a2, …, al-1, b1, b2, 
…, bm-1,…,c1 , c2  ,… , cn-1} and al, bm ,…,cn ∉ {x1, x2,…, xk-1}. 
 
ReverseOperation: A reverse operation places a bit string Z to its previous place if it is transferred 
to a different place by another operation(s).  
 
Consider a sequence of operations …Sl( Y, Z ) … Sk( X, Z )… Sm( Z, Y )… in which Sm is the 
reverse operation of Sl, where  operation S swaps its arguments. 
 
Example 4: In the example below let we want to swap (1,1,0) and (1,0,1). But we cannot do it directly 
since the Hamming distance between them is greater than one. This can be carried out by a sequence 
of swap operations:  first (1,0,1) and (1,1,1), then (1,1,0) and (1,1,1). Finally (1,1,1) and (1,0,1). 
 
 
Fig 5: ReverseOperation 
 
 
3. Sorting Network 
 
Section 2 has described that a reversible function can be defined as an ordered set of integers 
corresponding to the right side of the table, e.g. {1,0,3,2,5,7,4,6} for the function in Table 1. 
Therefore, if we can build a network of reversible gates that might sort this set, it will eventually 
realize the function. For example, the ordered set of integers for the function in table 1 will become 
{0,1,2,3,4,5,6,7} and the index of each element will be equal to itself. That is, if we define the set as 
{pi}, then 2n-1 ≥ i ≥ 0 and pi =i where n is the number of input lines. Section 3.1, 3.2, 3.3 and 3.4 will 
present such an algorithm named BSSSN (Bit String Swapping Sorting Network) that will construct a 
network as a sequence of Toffoli gates that might sort the elements of the set. The idea here is based 
on swapping bit strings whose hamming distance is exactly one as described in section 2. 
 
3.1. Output translation 
 
BSSSN: Constructing the sorting network and  
               its corresponding circuit 
 
While (there is a bit string (a1,a2,…,an) in the set that is not in its intended place, i.e., 
int_value(a1,a2,…,an)≠index) 
 
Step 1. Let (a1,a2,…,an) is not in its intended place then by induction its place is occupied by 
another string, say (b1,b2,…, bn) 
       Step2. Compute dist = δ ((a1,a2,…,an), (b1,b2,…,bn))      
      if dist=1, swap (a1,a2,…,an) and (b1,b2,…,bn) using gate T(a1,a2,…, ak-1,ak+1, …,an : ak )          
where ak≠bk 
else{ 
           find all the bit strings {(c1,c2, … ,cn)}such that δ ((b1,b2,…,bn) , (c1,c2, … ,cn))=1 
                       swap (b1,b2,…,bn) with one of the(c1,c2,… ,cn) such that δ ((a1,a2,…,an), (c1,c2, … ,cn))  
                        will be minimum and in case of multiple (c1,c2, … ,cn) low int_value bit string is           
                        chosen to break the tie and that is not in its intended place  
 
                        if (c1,c2, … ,cn) is in its intended place then do the ReverseOperation 
                       } 
       Step3. Now (c1,c2, … ,cn) will become the new (b1,b2,…,bn) and goto step 2. 
 Fig 6. Constructing network using BSSSN  
 
Figures 6 and 7 illustrate the application of BSSSN. The sequence of gates that form the network is: 
T(b′,c′:a) T(b,c′:a)T(a,c:b)T(b,c:a) T(a′,c:b).  
 
 
Fig 7. Circuit for the network constructed by BSSSN  
 
Algorithm BSSSN is straightforward. It is greedy in the sense it hopes that a bit string can be swapped 
by the one that is in its intended place.  Because of Lemma 1 and 2, it is always possible to find two 
bit strings for Steps 2 that can be swapped. Therefore, it will always terminate successfully with a 
circuit for a given specification. The best case occurs when a bit string can always be swapped by the 
bit string placed in its intended position. A variant of BSSSN takes the bit string in the set whose 
integer representation is low and brings it to its intended place. Figures 8 and 9 illustrate the 
application of the variant of BSSSN and the sequence of gates that form the network is: 
T(b′,c′:a)T(b,c′:a)T(b′,c:a)T(a,c:b) T(b,c:a). 
 
 
Fig 8. Constructing network using variant of BSSSN 
 
 
Fig 9. Circuit for the network constructed by variant of BSSSN 
 
3.2 Input Translation 
 
For input translation, we have to find an inverse of the specification. For example, the reverse specification of 
the function in Table 1 is {1,0,3,2,6,4,7,5}. Then, we can apply BSSSN to realize the function. By applying 
BSSSN to realize the reverse specification we get the circuit: T(b′,c′:a)T(b,c′:a)T(b,c :a)T(a,c:b)T(b′, 
c:a) and its variant, we get: T(b′,c′:a)T(b, c′:a)T(a′,c:b) T(b,c:a)T(a,c:b)T(b,c:a). 
 
3.3 Random Selection and Control input Reduction 
 
To sort the elements in a specification, algorithms BSSSN and its variant take one element at a time 
and bring it to its intended place. Selection of a bit string randomly and then returning to its intended 
place can reduce the total number of swapping. This will minimize the total number of gates in the 
network also. 
 
Algorithm BSSSN also assigns the maximum number of control lines to each Toffoli gate. For larger 
problems with up to 8 or 9 inputs this may not be a practical one. Selective use of control inputs can 
be used to swap elements. This can be carried out safely as long as it will not affect bit strings that are 
already in its intended place. We should choose a subset of the control inputs that will minimize the 
C(ƒ) of the resulting specification. For example, we can select control inputs that will drive a Toffoli 
gate to bring more than one element at a time to their intended place. 
 
 
Fig 10. Reverse Specification 
3.4 Reduction Rules 
 
The circuits produced by BSSSN as described thus far frequently have gate sequences that can be 
reduced. For example, the sequence T(b:a) T(:b) T(:a) can be replaced by the sequence T(:b) T(b:a). 
Here we have implemented template driven reduction method introduced in [5]. In addition to 
template matching in [5] we have also removed useless gates that come in pairs and have no effect in 
the circuit. 
 
4. Experimental Results 
 
In Section 3.1 we have shown some reversible examples and compare them with the circuits in [6][7].  
Section 3.2 describes the method used to convert an irreversible specification to a reversible one and 
the way to synthesize them. Here we have synthesized a reversible circuit from an irreversible 
specification and not transformed an irreversible circuit to a reversible one. 
 
3.1. Reversible examples 
 
For each example, the specification is given as an ordered set of integers, which define the truth table 
specification of the reversible logic function to be realized. The circuit is given as an ordered 
sequence of Toffoli gates. Read from left to right they transform the left side to the right side. 
 
Example 3.1 Verification of realizing a Fredkin gate. This example is collected from [7]. The circuit 
given by our method produces the same result. 
Specification: {0,1,2,3,4,6,5,7} 
Circuit(BSSSN) : T(a:b) T(b,c:a)T(a:b) 
Circui(VAR_ BSSSN) : T(b:a)T(a,c:b)T(b:a) 
 
Example 3.2 This is a second example of the interchange of two positions in the specification.  The 
circuit given by our method is identical to the solution provided by [8]. 
Specification: {0,1,2,4,3,5,6,7} 
Circuit(BSSSN) : T(a,b:c) T(a,c:b) T(b′,c:a) T(a,c:b) T(a,b:c). 
Circui(VAR_ BSSSN):  T(a′,b′:c)T(b′,c′:a)T(a,c′:b) T(b′, c′:a) T(a′,b′:c). 
 
Example 3.3 This example is taken from [6]. The circuit given by our method is identical to the 
solution provided by the Bidirectional Algorithm in [6]. 
Specification: {7,0,1,2,3,4,5,6} 
Circui(VAR_ BSSSN): T(a,b:c)T(a:b)T(:a). 
 
3. 2. Non-reversible examples 
 
According to [9] an irreversible function can be realized using reversible gates with the addition of 
some number of constant inputs and ‘garbage’ outputs. The minimum number of garbage outputs 
required to transforming an irreversible function to a reversible one is log2m, where m is the 
maximum number of times a single output pattern appears in the specification.  
 
A single-output or a multi-output function ƒ involving input variables x1, x2, …,xn can be transformed 
to a reversible specification in the following way. 
 
a. Compute m, where m is the maximum output pattern multiplicity of the irreversible 
specification. Let p = log2m  and k is the number of outputs of ƒ. The value of k will be one for 
single-output function. 
b. If (p + k) > n  
i. Add (p +k-n) new input variable xn+1, xn+2, …, xp+k and set each of them to 
zero on input in the circuit.  
ii. Add n outputs each equal to one of the original inputs x1, x2,…, xn.  
iii. k outputs  will be realized on xp+1,  xp+2, …, xp+k.  
iv. for single-output function replace ƒ  by ƒ⊕ xn+1. 
                Else 
i. Add n-k outputs each equal to one of the original inputs x1, x2,…, xn-k. 
ii. The k outputs will be realized on inputs xn-k+1, xn-k+2, …, xn. 
 
It is easily verified that the specification constructed in this way maps an input pattern to a unique 
output pattern and is therefore reversible. The approach used by Miller et al. [7] adds unnecessary 
constant inputs and thus produces extra garbage outputs that are not actually needed to make the 
specification reversible.  
 
Example 3.4 This procedure for transforming a single-output function is illustrated for the example of 
the 2-input EX-OR function in Table 2. The resulting circuit is the single gate T(a:b) which realizes 
the EX-OR of a and b on b. But the same function is realized in [7] with one constant on inputs and 
thus produces one extra garbage output that is unnecessary. 
 
 
Table 2.  (a) 2-input EX-OR (b) reversible specification derived from 2-input EX-OR using method 
described above (c) using method in [7] 
 
Example 3.5 This example illustrates the realization of 2-input AND function. The specification is 
{0,1,2,7,4,5, 6,3}. The solution produced by our algorithm is same to the solution provided by that of 
the [7], that is, T(a,b:c) which realizes the AND of  a and b when c is 0 on input. 
 
Example 3.6 Full Adder Minimization: The resulting circuit produced by our algorithm is: 
T(a,b′,d′:c)T(a′,b,d′:c) T(a,b,c′:d) T(a,b′,d:c) T(a,b′,c:d)T(a′,b,d:c) T(a′,b,c:d)T(a,b,c:d). 
 
which can be simplified by template matching to T(:d) T(a,b,d:c) T(a,d:c) T(a,b,d:c) T(b,d:c) T(:d) 
T(a,b,c:d)T(a, b:d)T(a,b,d:c)T(a,d:c)T(a,b ,c:d)T(a,c:d)T(a,b,d:c)T(b,d:c) (a,b,c:d)T(b,c:d)T(a,b,c:d). 
 
which can be again simplified by removing useless gates to T(:d)T(a,d:c) T(b,d:c)T(:d)T(a,b,c:d)T(a,b:d) 
T(a,b,d:c) T(a,d:c)T(a,b,c:d)T(a,c:d)T(a,b,d:c)T(b,d:c) T(b,c:d).  
 
After final simplification we get the following circuit:   
T(a,b:d)T(a:b)T(b,c:d)T(b:c). 
 
This circuit is identical to the circuit in [6][7]. 
 
 
Fig 11. Full Adder 
 
Though the initial circuit produced by our algorithm seems to be larger one, it can be simplified easily 
by simple template matching and identifying useless gates. Thus the circuit will be optimal. The main 
advantage of our algorithm is that it does not require exhaustive analysis like spectral used in [7]. 
 
5. Conclusions 
 
In this paper we have given a convergent synthesis algorithm for reversible logic circuits. The 
specification must be totally specified. We have also given a method that will transform an 
irreversible specification to a reversible one. The algorithm always terminates with a network of 
Toffoli gates that can translate both input and output side to their corresponding output and input side. 
Since the synthesis of reversible circuits can be done in either side, this is valid. 
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